Abstract -Resonant transition converters are characterized by low switching losses and low conduction losses. This paper proposes a novel half-bridge resonant transition converter with soft switching properties. The improvised half-bridge converter uses two additional switches and two diodes. The additional switches introduce freewheeling intervals in the primary circuit and thus enable loss-less switching. In classical half-bridge converter, the transformer primary is left open during two subintervals in a period. On account of this feature, the turn-on of the switch in these converters is always hard. The new circuit topology converts these open circuit intervals into freewheeling intervals with such a modification, all trapped energy in the core is conserved to achieve ZVS during all the switching transition. The principle of operation of the proposed topology is explained. Design procedure is explained. Design procedure is validated through a prototype converter rated 300kHz, 640W half-bridge converter.
The analysis, design and modeling processes have all matured in the past three decades. Most of these developments centered around hard-switching converters, where the switching frequency was limited to a few 10's of kHz. The present direction of evolution in SMPS is towards higher efficiency and higher power density. These twin objectives demand high switching frequency and low overall losses. Soft switching results in practically zero switching losses and extends the switching frequency to 100's of kHz and beyond. The soft switching converters belong to several families namely resonant load [1] , resonant switch [2] resonant transition [3] , [5] and more recently active clamped circuit topologies [4] . The resonant load converters depend on the characteristics of the load to achieve soft switching. The resonant switch converters have additional elements in the switch enabling loss-less switching. Resonant transition converters employ the parasitic of the circuit to achieve lossless switching.
This paper presents novel variant of half-bridge DC-DC converter with soft switching properties. Half-bridge converter is a popular power converter at medium power levels. Half-bridge converter is characterized by circuit intervals when both power transfer switches are off. Such circuits exhibit hard switching and not readily adaptable to soft switching. The proposed topology uses two additional switches and two diodes. The additional switches introduce freewheeling intervals in the circuit and enable loss-less switching. The following are the features are the new circuit, 1) Loss-less switching transition for all the switches employed. 2) Switch stress similar to hard-switched PWM converter. 3) Conduction loss is almost same as hard-switched PWM converter.
4) Control and small signal behavior similar to hardswitched PWM converter. fig. 1 . The leakage inductance of the transformer is lumped on the secondary side and represented as L lk in fig. 1 . C 1 and C 2 are the snubber capacitors. 
Idealized operation of the circuit is explained by a set of 6 intervals. Fig. 3 shows the idealized waveforms of primary switch current, snubber capacitor current and secondary diode currents.
The following are the assumptions made during the idealized analysis:
1. Switching devices are ideal. 2. Diodes are ideal. 3. Device output capacitance is neglected. Only the effect of snubber capacitor is considered.
Interval T (t < t < t ) 1 0 1 In interval T 1 , S 1 and S 3 are on. When S 1 is conducting, diode D 3 is reverse biased in the primary circuit. In the secondary circuit diode Dp is forward biased. This interval is known as power transfer interval. During this interval power is transferred from primary to secondary. Fig. 4 shows the conduction path and fig. 5 shows the equivalent circuit for interval T 1 .
Interval T (t < t < t ) 2 1 2 Interval T 2 begins when S 1 is turned off. The snubber capacitor C 1 assists the turn-off process of S 1 . As the turn-off process is capacitor assisted, the turn-off process is low loss switching transition. The magnetizing current and In the secondary circuit D p takes the load current.
This interval is known as resonant transition-I interval. Fig. 6 shows the conduction path and fig. 7 shows the equivalent circuit for interval T 2 .
Interval T (t < t < t ) 3 2 3
Interval T 3 begins when C 1 charged to V DC 2 . As fig. 9 shows the equivalent circuit for interval T 3 .
Interval T (t < t < t ) 4 3 4 At the start (t = t 3 ) of this interval T 4 , S 3 is switched off. The magnetizing current and reflected current charge C 1 from V DC 2 to V DC and discharge C 2 from V DC 2 to 0. This interval is known as resonant transition -II interval. From the equivalent circuit ( fig. 11 ) it is seen that reflected current and magnetizing current discharges C 2 . So magnetizing inductance and leakage inductance has to be designed to discharge C 2 . In the secondary circuit the load current starts shifting from D p to D n . Fig. 10 shows the conduction path and fig. 11 shows the equivalent circuit for interval T 4 .
Interval T ( t < t < t ) 5 4 5
Interval T 5 begins when C 2 is discharged fully. As C 2 is discharged, the magnetizing current and reflected load current forward biases D 2 . The magnetizing current and The time of interval T 5 is decided by the leakage inductance. Fig. 12 shows the conduction path and fig. 13 shows the equivalent circuit for interval T 5 .
Interval T (t > t )
6 5 This interval is known as power transfer interval. During this interval S 2 and S 4 are on in the primary circuit. D 4 is reverse biased in the primary circuit. D n is forward biased in the secondary circuit. Fig. 14 shows the conduction path in interval T 6 . This interval is followed by similar sets of intervals as before to achieve ZVS for S 1 . Interval T 6 is the complimentary interval of T 1 . Each cycle consists of 10 intervals. These are given in table 1.
III. DESIGNING FOR ZVS

Parameters affecting ZVS
There are various parameters affecting ZVS. They are magnetizing current, leakage inductance, time delay, load current and device output capacitance. The choice of the various parameters is a trade-off between switching loss and conduction loss. The following section explains about the various parameters affecting ZVS.
(a) Magnetizing current
Magnetizing current aids ZVS. The magnetizing current is always in the direction to discharge the device output and snubber capacitance. Hence higher the value of magnetizing current is good from the ZVS point of view. But increase in magnetizing current increases the conduction loss and peak current.
(b) Leakage inductance
Leakage inductance of the transformer aids ZVS. Leakage inductance limits rate of reversal of reflected current in the primary circuit. Higher value of leakage inductance means more energy is available to discharge the device output capacitance and snubber capacitance. But increase in leakage inductance decreases the effective duty ratio. Hence utilization of the installed components is less. Further leakage inductance resonates with junction capacitance of diode and causes severe ringing in the secondary circuit.
(c) Snubber capacitance and device output capacitance
Snubber capacitance and device output capacitance together called as effective capacitance. Increasing the value of effective capacitance reduces the turn-off switching loss. Further it will reduce any voltage spike that is caused during turn-off transition. But higher value of effective capacitance demands more energy to be stored in magnetizing inductance and leakage inductance. switching. The time of discharge of the capacitor depends only on the reactive elements (leakage inductance and effective capacitance).
During sub-interval τ 2 the body diode of the switch conducts. As body diode of the switch is conducting during this sub-interval -τ 2 , If the switch is turned during subinterval τ 2 ZVS can be achieved. The time of sub-interval τ 2 depends on the reflected current. Higher load current increases the sub-interval τ 2 . This is shown in fig. 16 through simulation results. If the switch is not turned on during subinterval τ 2 , the effective capacitance charges again. So the switching will be hard. So, time delay of the circuit should be above τ 1 and below (τ 1 + τ 2 ).
There are two important parameters which decides the ZVS, they are 1. Energy available in leakage (secondary leakage inductance) and magnetizing should be sufficient to discharge the device output capacitance and snubber capacitance. 2. Sufficient time delay should be available to discharge the device output capacitance. Fig. 18 shows the equivalent circuit in the primary side during the interval T 4 .
From the equivalent circuit the condition to achieve ZVS can be determined.
The condition is, Also the minimum time required discharge the effective capacitance could be determined from the equivalent circuit in fig. 18 .
The following are the design steps to be followed,
Step: 1 -Based on switching frequency and device characteristics select the time delay and effective capacitance (output capacitance and snubber capacitance).
Step: 2 -Calculate the L from the equation 2. Calculated value of L is approximately equal to * L lk because magnetizing inductance L m is much higher than the leakage inductance.
Step: 3 -If the equation 1, is not satisfied with the value of the leakage inductance then magnetizing current has to be increased to satisfy the equation 1. Table : 1 Voltages and currents in the primary and secondary of in all the intervals
(g) ZVS limit
From the above design procedure (Equation 1) it is understood that ZVS is dependent on load current and magnetizing current. At lightly loaded condition it is difficult to achieve ZVS because the energy stored in the leakage inductance and magnetizing inductance may not be sufficient to discharge the effective capacitance prior to the turn-on of the switch. When the load current is high, the reflected current in the primary is more. So it is easy to achieve ZVS at higher load currents.
So for a wider ZVS range more energy has to be stored in leakage and magnetizing inductance. Wider ZVS range suffers from the disadvantage of higher conduction loss. Hence selecting the ZVS range is a trade off between conduction loss and switching loss. 
Prototype specification
Based on the design methodology proposed in the paper a prototype of ZVS half-bridge converter is built. The following are the I/O specifications of the power supply, Input voltage -170V Output voltage -32V Output power -640W Switching frequency -300kHz.
Interval
Conducting fig. 20 it is clear that the current through the transformer is negative just before the switch is turned on. This indicates that the S 1 achieve ZVS. Fig. 21 shows the voltage across S 2 and current through transformer. Fig. 22 shows the voltage across S 2 and current through the transformer at the instant of ZVS. Fig. 22 shows the expanded time scale of fig. 21 . From the fig. 22 it is clear that the current through the transformer is negative just before the switch is turned on. This indicates that the S 2 achieve ZVS. 
V. DYNAMIC ANALYSIS OF ZVS HALF-BRIDGE CONVERTER
The small signal dynamic model of half-bridge converter is similar to PWM hard-switched converter.
The additional leakage inductances, which are introduced for achieving ZVS, are of small value when compared to the filter inductor. It is assumed that the filter inductor absorbs these leakage inductances. So the converter function remains same as the hard-switched PWM converter.
VI. CONCLUSION
ZVS limit of the converter is fixed at 12A. Fig. 26 shows the efficiency vs. load current. As discussed earlier the leakage inductance that introduced in the secondary circuit oscillates with the junction capacitance of the diode. The energy associated with the ringing is higher. Hence the efficiency of the converter comes down considerably because of leakage inductance. The proposed topology can be extended to push-pull converter also. Fig. 27 shows the resonant transition push-pull converter.
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